

REMARKS

The drawings have been objected to. The drawings have been appropriately amended.

Claims 1-10 have been rejected under 35 U.S.C. § 102(b) as being anticipated by Chong et al. (U.S. Patent No. 5,699,613). It is respectfully submitted, however, that these claims are now patentable over Chong for the reasons set forth below.

Applicants' claimed invention, as recited by claim 1, includes a feature which is neither disclosed nor suggested by the art of record, namely:

... a plurality of inner conductive patterns alternating with a plurality of interstitial via holes ...

In particular, Chong neither discloses nor suggests conductive patterns alternating with interstitial via holes. In fact, Chong discloses only one via hole. Accordingly, claim 1 is patentable over Chong.

Claims 2-10 are patentable by virtue of the dependency on allowable claim 1.


Claims 4 and 6-10 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Chong. Again, these claims are patentable by virtue of their dependency on allowable claim 1.

Claims 11-17 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Chong in view of Yamamoto (U.S. Patent No. 5,736,681). This rejection is rendered moot by the cancellation of those claims.

Claims 18-34 have been rejected for the same reasons set forth with regards to claims 1-17. As claim 18 has been amended, however, these claims are also patentable for the reasons set forth above.

In view of the amendments and arguments set forth above, the above-identified application is in condition for allowance which action is respectfully requested.

Respectfully submitted,


Lawrence E. Ashery, Reg. No. 34,515
Attorneys for Applicants

LEA/fp

Enclosures: Version With Markings To Show Changes Made
Replacement Figs. 1(a)-1(d), 2(a)-2(d), 3(a)-3(f)

Dated: February 6, 2003

P.O. Box 980
Valley Forge, PA 19482-0980
(610) 407-0700

The Assistant Commissioner for Patents is hereby authorized to charge payment to Deposit Account No. **18-0350** of any fees associated with this communication.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on:

February 6, 2003 

VERSION WITH MARKINGS TO SHOW CHANGES MADE**IN THE TITLE:**

MULTILAYER PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD

IN THE CLAIMS:

Claims 11-17, 24-26 and 30-35 have been cancelled.

- 1 1. (Amended) A multilayer printed wiring board comprising:
 - 2 (a) ~~an inner layer material comprising~~
3 ~~an insulating substrate,~~
4 a plurality of inner conductive patterns, ~~each of said plurality~~
5 ~~of inner conductive patterns is formed of a metal foil disposed on both sides of said~~
6 ~~insulating substrate, respectively, and~~
7 an alternating with a plurality of interstitial via holes ~~disposed~~
8 ~~on said insulating substrate;~~
 - 9 (b) ~~an respective insulating resin disposed on both sides of said~~
10 ~~inner layer material, respectively~~ layers, one of said insulating layers above a top
11 ~~one of said inner conductive patterns, another below a bottom one of said~~
12 ~~conductive patterns;~~
 - 13 (c) ~~an respective outer conductive patterns adhered on said~~
14 ~~insulating resin formed on respective outer surfaces of said insulating layers; and~~
 - 15 (d) a respective surface via holes ~~to connect electrically between~~
16 ~~said inner conductive pattern and said outer conductive pattern,~~
 - 17 wherein ~~said interstitial via hole connects electrically between~~
18 ~~respective inner conductive pattern of said plurality of inner conductive patterns,~~
19 and

20 ~~said outer conductive pattern is formed of a metal foil of a~~
21 ~~metal foil with insulating resin, said metal foil with insulating resin comprising said~~
22 ~~insulating resin and said metal foil adhered to said insulating resin~~ formed in each
23 of said insulating layers to expose said top one and bottom one of said inner
24 conductive patterns, each of said surface holes filled with plating material in contact
25 with said outer conductive patterns.

1 18. (Amended) A ~~manufacturing method of~~ manufacturing a multilayer
2 printed wiring board, said method comprising the steps of:

3 (a) preparing an inner layer material,

4 said inner layer material comprising

5 ~~an insulating substrate,~~

6 ~~an a plurality of~~ inner conductive patterns ~~formed of a metal~~
7 ~~foil disposed on both sides of said insulating substrate, respectively, and~~

8 ~~an alternating with a plurality of~~ interstitial via holes ~~disposed~~
9 ~~on said insulating substrate;~~

10 (b) ~~superimposing a metal foil with insulating resin on both~~
11 ~~surfaces of said inner layer material, respectively, said metal foil with insulating~~
12 ~~resin formed of an insulating resin and a metal foil adhered to said insulating resin;~~

13 (c) ~~applying a pressing force to said inner layer material and said~~
14 ~~metal foil with insulating resin superimposed on each of both surfaces of said inner~~
15 ~~layer material while heat being applied thereto, thereby allowing said insulating~~
16 ~~resin to be attached by adhesion on said inner layer material;~~

17 (d) ~~forming a non through hole on said metal foil with insulating~~
18 ~~resin by having said metal foil with insulating resin worked on;~~

19 (e) ~~forming an outer conductive pattern by having said exposed~~
20 ~~metal foil worked on; and~~

21 (f) ~~connecting electrically between said outer conductive pattern~~
22 ~~and said inner conductive pattern.~~providing respective insulating layers, one of said
23 insulating layers above a top one of said inner conductive patterns, another below a
24 bottom one of said conductive patterns;

25 (c) forming respective outer conductive patterns on respective
26 outer surfaces of said insulating layers;

27 (d) forming respective surface holes in each of said insulating
28 layers to expose said top one and bottom one of said inner conductive patterns, and

29 (e) filling said surface holes with plating material in contact with
30 said outer conductive patterns.

1 19. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 18, wherein said inner layer material includes an
3 insulating substrate,

4 ~~wherein~~ a method for preparing said inner layer material comprises
5 the steps of:

6 (i) forming a through hole in a sheet like resin prepreg
7 comprising a base material and a resin impregnated to said base material,

8 (ii) filling a conductive paste in said through hole,

9 (iii) superimposing a metal foil on both sides of said resin prepreg
10 having said conductive paste, respectively,

11 (iv) applying a pressing force to said resin prepreg having said
12 conductive paste with said metal foil superimposed thereon while heat being
13 applied thereto,

14 thereby forming said insulating substrate as a result of hardening of
15 said resin prepreg,

16 joining said insulating substrate and said metal foil together by
17 adhesion and

18 forming said interstitial via hole as a result of hardening of said
19 conductive paste, and

20 (v) forming said inner conductive pattern by having said metal foil
21 worked on.

1 20. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 19,

3 wherein said through hole and said ~~non-through~~surface holes are
4 formed by laser beam machining.

1 21. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 19,

3 wherein said step of forming said ~~non-through~~surface holes
4 comprises the step of:

5 eliminating ~~in advance~~ said metal foil located on an area where said
6 non-through hole is to be formed; and

7 forming said non-through hole at a position where said metal foil is
8 eliminated.

1 22. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 18,

3 wherein said step of connecting electrically between said outer
4 conductive patterns and said inner conductive patterns includes a step of applying a
5 metal plating to said non-through hole.

1 23. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 18,

3 wherein said step of forming a ~~non-through~~surface holes on said
4 metal foil with insulating resin further comprises the steps of:

5 eliminating said metal foil in an area where said non-through hole is
6 formed; and

7 forming said ~~non-through~~surface holes by irradiating a laser beam
8 having a diameter larger than a diameter required of said non-through hole in said
9 area where said metal foil is eliminated.

1 27. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 18,

3 wherein said ~~further comprising~~ step of connecting electrically
4 between said outer conductive pattern and said inner conductive pattern, said step
5 further comprises the steps of:

6 applying a metal plating to said ~~non-through~~surface holes; and
7 applying a metal plating on a surface of said outer conductive
8 patterns.

1 28. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 19,

3 wherein at least one of said ~~non-through~~surface holes and said
4 through holes ranges from about 30 μm to about 100 μm in diameter.

1 29. (Amended) The manufacturing method of a multilayer printed wiring
2 board according to Claim 18,

3 wherein said step of forming said inner layer material includes a step
4 of forming a plurality of insulating substrates and a plurality of ~~inner-inner~~
5 conductive patterns, each of plurality of inner conductive patterns is disposed,
6 respectively, on both sides of said each respective insulating substrate.

1/5
Fig. 1

Fig 1(a)




Fig 1(b)




Fig 1(c)





Fig 1(d)



2/5
~~Fig. 2~~

Fig. 2(a)




Fig. 2(b)




Fig. 2(c)





Fig. 2(d)



3/5
~~Fig. 3~~

Fig. 3(a)




Fig. 3(b)




Fig. 3(c)




Fig. 3(d)




Fig. 3(e)




Fig. 3(f)

